

# PUBLICATION LIST

Cheng-Wen Wu

February 2010

## BOOKS & BOOK CHAPTERS

- [1] L.-T. Wang, C.-W. Wu, and X. Wen, Design for Testability: VLSI Test Principles and Architectures, Elsevier (Morgan Kaufmann), San Francisco, 2006.
- [2] C.-W. Wu and C.-T. Huang, "SOC Testing and Design for Testability", in Essential Issues in SOC Design: Designing Complex Systems-on-Chip, Ed. Y.-L. Lin, Springer, 2006.

## JOURNAL PAPERS

- [1] P. R. Cappello and C.-W. Wu, "Computer-aided design of VLSI FIR filters", *Proc. of the IEEE*, vol. 75, no. 9, pp. 1260~1271, Sept. 1987, also translated into Russian.
- [2] C.-W. Wu and P. R. Cappello, "Application specific CAD of VLSI second-order sections", *IEEE Trans. on Acoustics, Speech, and Signal Processing*, vol. 36, no. 5, pp. 813~825, May 1988.
- [3] C.-W. Wu and P. R. Cappello, "Block multipliers unify bit-level cellular multiplications", *Int. J. Computer-Aided VLSI Design*, vol. 1, no. 1, pp. 113~125, 1989.
- [4] C.-W. Wu, "Relating tiling and coloring to testing of combinational iterative logic arrays", *Jour. of Inform. Science and Engineering*, vol. 6, no. 1, pp. 63~72, Mar. 1990.
- [5] C.-W. Wu and P. R. Cappello, "Easily testable iterative logic arrays", *IEEE Trans. on Computers*, vol. 39, no. 5, pp. 640~652, May 1990.
- [6] C.-W. Wu, "Bit-level pipelined 2-D digital filters for real-time image processing", *IEEE Trans. on Circuits and Systems for Video Technology*, vol. 1, no. 1, pp. 22~34, Mar. 1991.
- [7] K.-J. Lin and C.-W. Wu, "Easily testable cellular array multipliers", *Jour. of Inform. Science and Engineering*, vol. 7, no. 3, pp. 367~383, Sept. 1991.
- [8] C.-W. Wu, S.-F. Shu, and K.-J. Lin, "Automatic synthesis of testable VLSI cellular array multipliers", *J. Chinese Inst. Engr.*, vol. 15, no. 2, pp. 139~150, Mar. 1992.
- [9] K.-J. Lin and C.-W. Wu, "Realization of pipelined mesh algorithms on hypercubes", *IEE Proc. Pt. E*, vol. 139, no. 3, pp. 189~194, May 1992.
- [10] C.-W. Wu and C.-T. Chang, "FFT butterfly network design for easy testing", *IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 40, no. 2, pp. 110~115, Feb. 1993.
- [11] C.-W. Wu and J.-Y. Choue, "Fault tolerant FFT butterfly network design", *Jour. of Inform. Science and Engineering*, vol. 9, no. 1, pp. 137~150, Mar. 1993.
- [12] S.-K. Lu, C.-W. Wu, and S.-Y. Kuo, "Enhancing testability of VLSI arrays for fast Fourier transform", *IEE Proc. Pt. E*, vol. 140, no. 3, pp. 161~166, May 1993.
- [13] C.-Y. Su and C.-W. Wu, "Testing iterative logic arrays for sequential faults with a constant number of patterns", *IEEE Trans. on Computers*, vol. 43, no. 4, pp. 495~501, Apr. 1994.
- [14] S.-K. Lu, J.-C. Wang, and C.-W. Wu, "C-testable design techniques for iterative logic arrays", *IEEE Trans. on VLSI Systems*, vol. 3, no. 1, pp. 146~152, Mar. 1995.
- [15] Y.-L. Li and C.-W. Wu, "Cellular automata for efficient parallel logic and fault simulation", *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 14, no. 6, pp. 740~749, June 1995.
- [16] C.-W. Wu and M.-K. Chang, "Bit-level systolic arrays for finite-field multiplications", *Jour. of VLSI Signal Processing*, vol. 10, no. 1, pp. 85~92, 1995.
- [17] S.-K. Lu, C.-W. Wu, and R.-Z. Hwang, "Cell delay fault testing for iterative logic arrays", *Jour. of Electronic Testing: Theory and Applications*, vol. 9, no. 3, pp. 311~316, Dec. 1996.
- [18] K.-J. Lin and C.-W. Wu, "Practical realization of multiple-input exclusive-OR circuits for low-power applications", *J. Circuits, Systems, and Computers*, vol. 7, no. 1, pp. 31~48, 1997.
- [19] Y.-L. Li, Y.-C. Lai, and C.-W. Wu, "VLSI design of a cellular-automata based logic and fault simulator", *Proc. National Science Council Part A: Physical Science and Engineering*, vol.21, no. 3, pp. 189~199, May 1997.
- [20] S.-K. Lu, S.-Y. Kuo, and C.-W. Wu, "Fault-tolerant interleaved memory systems with tow-level redundancy",

- IEEE Trans. on Computers*, vol. 46, no. 9, pp. 1028~1034, Sept. 1997.
- [21] W.-F. Chang and C.-W. Wu, "Does there exist a combinational TSC checker for 1/3 code using only primitive gates?", *Jour. of Inform. Science and Engineering*, vol. 13, no. 4, pp. 681~695, Dec. 1997.
- [22] Y.-R. Shieh and C.-W. Wu, "Design of CMOS PSCD circuits and checkers for stuck-at and stuck-on faults", *VLSI Design*, vol. 5, no. 4, pp. 357~372, 1998.
- [23] Y.-R. Shieh and C.-W. Wu, "Control and observation structures for analog circuits", *IEEE Design & Test of Computers*, vol. 15, no. 2, pp. 2{10, Apr.-June 1998.
- [24] S.-A. Hwang, J.-H. Hong, and C.-W. Wu, "Sequential circuit fault simulation using logic emulation", *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol.17, no. 8, pp. 724~736, Aug. 1998.
- [25] C.-T. Huang, J.-R. Huang, C.-F. Wu, C.-W. Wu, and T.-Y. Chang, "A programmable BIST core for embedded DRAM", *IEEE Design & Test of Computers*, vol. 16, no. 1, pp. 59~70, Jan.-Mar. 1999.
- [26] W.-F. Chang and C.-W. Wu, "TSC Berger code checker design for 2r-1-bit information", *Jour. of Inform. Science and Engineering*, vol. 15, no. 3, pp. 428~440, May 1999.
- [27] C.-Y. Su, S.-A. Hwang, P.-S. Chen, and C.-W. Wu, "An improved Montgomery algorithm for high-speed RSA public-key cryptosystem", *IEEE Trans. on VLSI Systems*, vol. 7, no. 2, pp. 280~284, June 1999.
- [28] W.-F. Chang and C.-W. Wu, "Low-cost modular totally self-checking checker design for m-out-of-n code", *IEEE Trans. on Computers*, vol. 48, no. 8, pp. 815~826, Aug. 1999.
- [29] S.-A. Hwang and C.-W. Wu, "Test energy minimization for C-testable ILAs", *Jour. of Inform. Science and Engineering*, vol. 15, no. 6, pp. 899~911, Nov. 1999.
- [30] J.-H. Hong, C.-H. Tsai, and C.-W. Wu, "Hierarchical system test by an IEEE 1149.5 MTM-Bus slave-module interface core", *IEEE Trans. on VLSI Systems*, vol. 8, no. 5, pp. 503~516, Oct. 2000.
- [31] K.-J. Lin and C.-W. Wu, "Testing content-addressable memories using functional fault models and March-like algorithms", *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, no. 5, pp. 577~588, May 2000.
- [32] C.-Y. Su and C.-W. Wu, "A probabilistic model for path delay fault testing", *Jour. of Inform. Science and Engineering*, vol. 16, no. 5, pp. 783~794, Sept. 2000.
- [33] C.-T. Huang and C.-W. Wu, "High-speed easily testable Galois field inverter", *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 47, no. 9, pp. 909~918, Sept. 2000.
- [34] J.-F. Li, S.-K. Lu, S.-A. Hwang, and C.-W. Wu, "Easily testable and fault tolerant FFT butterfly networks", *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 47, no. 9, pp. 919~929, Sept. 2000.
- [35] B.-H. Lin, S.-H. Shieh, and C.-W. Wu, "A fast signature computation algorithm for LFSR and MISR", *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, no. 9, pp. 1031~1040, Sept. 2000.
- [36] C.-F. Wu and C.-W. Wu, "Testing and diagnosing dynamic reconfigurable FPGA", *VLSI Design*, vol. 10, no. 3, pp. 321~333, 2000.
- [37] K.-J. Lin and C.-W. Wu, "A low-power CAM design for LZ data compression", *IEEE Trans. on Computers*, vol. 49, no. 10, pp. 1139~1145, Oct. 2000.
- [38] S.-A. Hwang and C.-W. Wu, "Unified VLSI systolic array design for LZ data compression", *IEEE Trans. on VLSI Systems*, vol. 9, no. 4, pp. 489~499, Aug. 2001.
- [39] C.-W. Wu, J.-F. Li, and C.-T. Huang, "Core-based system-on-chip testing: Challenges and opportunities", *Jour. of Chinese Institute of Electrical Engineering*, vol. 8, no. 4, pp. 335~353, Nov. 2001.
- [40] C.-H. Wu, J.-H. Hong, and C.-W. Wu, "VLSI design of RSA cryptosystem based on the Chinese Remainder Theorem", *Jour. of Inform. Science and Engineering*, vol. 17, no. 6, pp. 967~979, Nov. 2001.
- [41] J.-F. Li and C.-W. Wu, "Efficient FFT network testing and diagnosis schemes", *IEEE Trans. on VLSI Systems*, vol. 10, no. 3, pp. 267~278, June 2002.
- [42] C.-W. Wang, C.-F. Wu, J.-F. Li, C.-W. Wu, T. Teng, K. Chiu, and H.-P. Lin, "A built-in self-test and self-diagnosis scheme for embedded SRAM", *Jour. of Electronic Testing: Theory and Applications*, vol. 18, no. 6, pp. 637~647, Dec. 2002.
- [43] C.-F. Wu, C.-T. Huang, K.-L. Cheng, and C.-W. Wu, "Fault simulation and test algorithm generation for random access memories", *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 4, pp. 480~490, Apr. 2002.

- [44] J.-F. Li, R.-S. Tzeng, and C.-W. Wu, "Diagnostic data compression techniques for embedded memories with built-in self-test", *Jour. of Electronic Testing: Theory and Applications*, vol. 18, no. 4-5, pp. 515~527, Aug.-Oct. 2002.
- [45] J.-F. Li, H.-J. Huang, J.-B. Chen, C.-P. Su, C.-W. Wu, C. Cheng, S.-I. Chen, C.-Y. Hwang, and H.-P. Lin, "A hierarchical test methodology for system-on-chip", *IEEE Micro*, vol. 22, no. 5, pp. 69~81, Sept./Oct. 2002.
- [46] K.-L. Cheng, M.-F. Tsai, and C.-W. Wu, "Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories", *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 11, pp. 1328~1336, Nov. 2002.
- [47] J.-F. Li, R.-S. Tzeng, and C.-W. Wu, "Testing and diagnosis methodologies for embedded content addressable memories", *Jour. of Electronic Testing: Theory and Applications*, vol. 19, no. 2, pp. 207~215, Apr. 2003.
- [48] S.-H. Shieh and C.-W. Wu, "Asymmetric high-radix signed-digit number systems for carry-free addition", *Jour. of Inform. Science and Engineering*, vol. 19, no. 6, pp. 1015~1039, Nov. 2003.
- [49] H.-C. Hong, J.-L. Huang, K.-T. Cheng, C.-W. Wu, and D.-M. Kwai, "Practical considerations in applying  $\Sigma$ - $\Delta$  modulation-based analog BIST to sampled-data systems", *IEEE Trans. On Circuits and Systems II: Analog and Digital Signal Processing*, vol. 50, no. 9, pp. 553-566, Sept. 2003.
- [50] C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, "Built-in redundancy analysis for memory yield improvement", *IEEE Trans. on Reliability*, vol. 52, no. 4, pp. 386~399, Dec. 2003.
- [51] H.-C. Kao, M.-F. Tsai, S.-Y. Huang, C.-W. Wu, W.-F. Chang, and S.-K. Lu, "Efficient double fault diagnosis for CMOS logic circuits with a specific application to generic bridging faults", *Jour. of Inform. Science and Engineering*, vol. 19, no. 4, pp. 571-587, July 2003.
- [52] J.-H. Hong and C.-W. Wu, "Cellular array modular multiplier for the RSA public-key cryptosystem based on modified Booth's algorithm", *IEEE Trans. on VLSI Systems*, vol. 11, no.3, pp. 474~484, June 2003.
- [53] C.-P. Su, T.-F. Lin, C.-T. Huang, and C.-W. Wu, "A high-throughput low-cost AES processor", *IEEE Communications Magazine*, vol. 41, no. 12, pp. 86~91, Dec. 2003.
- [54] B.-H. Lin, C.-W. Wu, and H.-T. A. Luh, "Efficient and economic test equipment setup by pro-correlation", *IEEE Design & Test of Computers*, vol. 21, no. 1, pp. 34~43, Jan.-Feb. 2004.
- [55] C.-P. Su and C.-W. Wu, "A graph-based approach to power-constrained SOC test scheduling", *Jour. of Electronic Testing: Theory and Applications*, vol. 20, no. 1, pp. 45~60, Feb.2004.
- [56] H.-C. Hong and C.-W. Wu, "Selection of high-order analog response extractor for  $\Sigma$ - $\Delta$  modulation based analog built-in self-test applications", *Int. Jour. of Electrical Engineering*, vol. 11, no. 2, pp. 103~115, May 2004.
- [57] J.-F. Li, J.-C. Yeh, R.-F. Huang, and C.-W. Wu, "A built-in self-repair design for RAMs with 2-D redundancy", *IEEE Trans. on VLSI Systems*, vol. 13, no. 6, pp. 742~745, June 2005.
- [58] S.-K. Lu, Y.-C. Tsai, C.-H. Hsu, K.-H. Wang, and C.-W. Wu, "Efficient built-in redundancy analysis for embedded memories with 2-D redundancy", *IEEE Trans. on VLSI Systems*, vol. 14, no. 1, pp. 34~42, Jan. 2006.
- [59] R.-F. Huang, C.-H. Chen, and C.-W. Wu, "Economic aspects of memory built-in self-repair", *IEEE Design & Test of Computers*, vol. 24, no. 2, pp. 164~172, Mar.-Apr. 2007.
- [60] C.-Y. Lo, C.-H. Wang, K.-L. Cheng, J.-R. Huang, C.-W. Wang, S.-M. Wang, and C.-W. Wu, "STEAC: A platform for automatic SOC test integration", *IEEE Trans. on VLSI Systems*, vol. 15, no. 5, pp. 541~545, May 2007.
- [61] J.-C. Yeh, K.-L. Cheng, Y.-F. Chou, and C.-W. Wu, "Flash memory testing and built-in self-diagnosis with march-like test algorithms", *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, no. 6, pp. 1101~1113, June 2007.
- [62] R.-F. Huang, J.-F. Li, J.-C. Yeh, and C.-W. Wu, "RAISIN: Redundancy analysis algorithm simulation," *IEEE Design & Test of Computers*, vol. 24, no. 4, pp. 386~396, Jul.-Aug. 2007.
- [63] Y.-L. Peng, J.-J. Liou, C.-T. Huang, and C.-W. Wu, "BIST-based diagnosis scheme for FPGA interconnect delay faults", *IET Computers & Digital Techniques*, Nov. 2007.
- [64] C.-L. Su, C.-W. Tsai, C.-W. Wu, C.-C. Hung, Y.-S. Chen, D.-Y. Wang, Y.-J. Lee, and M.-J. Kao, "Write disturbance modeling and testing for MRAM", *IEEE Trans. on VLSI Systems*, Vol. 16, no. 3, pp. 277~288, Mar. 2008

- [65] J.-C. Yeh, S.-F. Kuo, C.-H. Chen, and C.-W. Wu, "A systematic approach to memory test time reduction", *IEEE Design & Test of Computers*, vol. 25, no. 6, pp. 560~570, Nov.-Dec. 2008.
- [66] L.-M. Denq, Y.-T. Hsing, and C.-W. Wu, "Hybrid BIST scheme for multiple heterogeneous embedded memories", *IEEE Design & Test of Computers*, vol. 26, no. 2, pp. 64~72, Mar.-Apr. 2009.
- [67] S.-K. Lu, C.-L. Yang, Y.-C. Hsiao, and C.-W. Wu, "Efficient BISR techniques for embedded memories considering cluster faults," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 18, no. 2, pp. 184~193, Feb. 2010.
- [68] M.-Y. Wang and C.-W. Wu, "Single- and multi-core configurable AES architectures for flexible security", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* (Accepted Dec. 2008).
- [69] C.-H. Wang, C.-L. Chuang, and C.-W. Wu, "An efficient multi-mode multiplier supporting AES and fundamental operations of public-key crypto-systems", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* (Accepted Jan. 2009).
- [70] M.-Y. Wang and C.-W. Wu, "A mesh-structured scalable IPsec processor", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* (Accepted Jan. 2009).
- [71] Y.-T. Hsing, L.-M. Denq, C.-H. Chen, and C.-W. Wu, "Economic analysis of the HOY wireless test methodology", *IEEE Design & Test of Computers* (Accepted May 2009).
- [72] Y.-Y. Hsiao, C.-H. Chen, and C.-W. Wu, "Built-in self-repair schemes for flash memories", *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems* (Accepted Feb. 2010).

## CONFERENCE PAPERS

- [1] C.-W. Wu, P. R. Cappello, and Michael Saboff, "An FIR filter tissue", in Proc. IEEE 19<sup>th</sup> Asilomar Conf. on Circuits, Systems, and Computers, Pacific Grove, Nov. 1985, pp. 283~287.
- [2] C.-W. Wu and P. R. Cappello, "Application specific CAD of high-throughput IIR filters", in Proc. 32<sup>nd</sup> IEEE COMPCON, San Francisco, Feb. 1987, pp. 302~305.
- [3] C.-W. Wu and P. R. Cappello, "Computer-aided design of VLSI second-order sections", in Proc. IEEE Int. Conf. on Acoustics, Speech, and Signal Processing (ICASSP), Dallas, Apr. 1987, pp. 1907~1910.
- [4] C.-W. Wu, "Test generation for combinational iterative logic arrays", in Proc. 3rd Int. Symp. on IC Design and Manufacturing (ISIC), Singapore, Sept. 1989, pp. 223~230.
- [5] C.-W. Wu, "Block pipeline 2-D IIR filter structures via iteration and retiming", in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), New Orleans, May 1990, pp. 731~734.
- [6] C.-W. Wu, S.-K. Lu, and J.-C. Wang, "Built-in self-test of iterative logic arrays", in Proc. Int. Electron Devices and Material Symp. (EDMS), Hsinchu, Nov. 1990, pp. 485~488.
- [7] K.-J. Lin and C.-W. Wu, "On easily testable array multipliers", in Proc. Int. Computer Symp. (ICS), Hsinchu, Dec. 1990, pp. 571~576.
- [8] C.-Y. Lin, Y.-R. Shieh, and C.-W. Wu, "A CMOS 1-out-of-3 totally self checking checker", in Proc. Int. Symp. on IC Design and Manufacturing (ISIC), Singapore, Sept. 1991, pp. 129~134.
- [9] T.-Y. Chang, C.-W. Wu, C.-C. Wang, and J.-B. Shu, "On the design of a fault-tolerant systolic array multiplier using time redundancy", in Proc. Int. Symp. on IC Design and Manufacturing (ISIC), Singapore, Sept. 1991, pp. 497~502.
- [10] C.-W. Wu and S.-K. Lu, "Architecture-specific computer-aided testing", in Proc. Sino-German CAD/VLSI Workshop, Tainan, Sept. 1991, pp. 34~43.
- [11] C.-W. Wu and S.-K. Lu, "Designing self-testable cellular arrays", in Proc. IEEE Int. Conf. on Computer Design (ICCD), Cambridge, Massachusetts, Oct. 1991, pp. 110~113.
- [12] J.-C. Wang and C.-W. Wu, "A bit-level systolic block FIR filter chip with built-in self-test structure", in Proc. Int. Symp. on Communications, Tainan, Dec. 1991, pp. 660~663.
- [13] S.-K. Lu, C.-W. Wu, and S.-Y. Kuo, "Testable design of systolic arrays for discrete Cosine transform", in Proc. 1992 VLSI/CAD Workshop, Nantou, Mar. 1992, pp. 228~237.
- [14] C.-W. Wu and J.-C. Wang, "Testable design of bit-level systolic block FIR filters", in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), San Diego, May 1992, pp. 1129~1132.
- [15] S.-K. Lu, C.-W. Wu, and S.-Y. Kuo, "Design of easily testable VLSI arrays for discrete Cosine transform", in Proc. IEEE 26th Ann. Asilomar Conf. on Signals, Systems, and Computers, Pacific Grove, Oct. 1992.
- [16] C.-W. Wu, C.-T. Chang, and T.-Y. Chang, "On testable design of FFT butterfly networks", in 1992 Int. Conf.

on Parallel and Distributed Systems (ICPADS), Hsinchu, Dec. 1992, pp. 190-195.

- [17] Y.-R. Shieh and C.-W. Wu, "A totally self-checking checker for CMOS stuck-on faults", in Proc. Int. Computer Symp. (ICS), Taichung, Dec. 1992, pp. 1093-1099.
- [18] Y.-F. Chou and C.-W. Wu, "Realization of a practical cellular divider", in Proc. Int. Computer Symp. (ICS), Taichung, Dec. 1992, pp. 1078-1084.
- [19] Y.-R. Shieh and C.-W. Wu, "Concurrent error detection of CMOS digital and analog faults", in Proc. European Test Conference (ETC), Rotterdam, Apr. 1993, pp. 74-81.
- [20] C.-W. Wu and H.-S. Chen, "Modular-addition signature analysis for built-in self-test", in Proc. European Test Conference (ETC), Rotterdam, Apr. 1993, pp. 457-465.
- [21] Y.-L. Li and C.-W. Wu, "Cellular automata for efficient parallel fault simulation", in Proc. 4<sup>th</sup> VLSI Design/CAD Workshop, Nantou, Aug. 1993, pp. 181-185.
- [22] C.-W. Wu and H.-S. Chen, "Cost-effective signature analysis by modular counters", in Proc. 4<sup>th</sup> VLSI Design/CAD Workshop, Nantou, Aug. 1993, pp. 216-220.
- [23] W.-F. Chang and C.-W. Wu, "Totally self-checking checkers for m-out-of-n code with lower hardware complexity", in Proc. 4<sup>th</sup> VLSI Design/CAD Workshop, Nantou, Aug. 1993, pp. 226-230.
- [24] W.-F. Chang and C.-W. Wu, "Design of efficient totally self-checking checkers for m-out-of-n code", in Proc. 2<sup>nd</sup> IEEE Asian Test Symp. (ATS), Beijing, Nov. 1993, pp. 281-286.
- [25] Y.-L. Li and C.-W. Wu, "Logic and fault simulation by cellular automata", in Proc. European Design and Test Conf. (ED&TC), Paris, Feb. 1994, pp. 552-556.
- [26] Y.-L. Li and C.-W. Wu, "Logic and fault simulation by massive parallelism", in Proc. NCHC High-Speed Computing Application Workshop, Hsinchu, Apr. 1994, pp. 195-198.
- [27] S.-M. Kao, T. Ning, C.-W. Wu, and H. Peng, "Extraction of the focused objects in an image by filtering out the defocused background", in Proc. IEEE Int. Symp. on Speech, Image Processing, and Neural Networks, Hong Kong, Apr. 1994.
- [28] C.-W. Wu and Y.-F. Chou, "General modular multiplication by block multiplication and table lookup", in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), London, May 1994, pp. 295-298.
- [29] W.-F. Chang and C.-W. Wu, "Is there a combinational TSC checker for 1/3 code?", in Proc. 5<sup>th</sup> VLSI Design/CAD Symp., Tainan, Aug. 1994, pp. 199-204.
- [30] K.-J. Lin and C.-W. Wu, "An area-efficient realization of Exclusive-OR sum-of products expressions", in Proc. 5<sup>th</sup> VLSI Design/CAD Symp., Tainan, Aug. 1994, pp. 143-148.
- [31] C.-H. Tsai, J.-H. Hong, and C.-W. Wu, "Built-in self-test techniques using Boundary Scan Standard circuitry", in Proc. 5<sup>th</sup> VLSI Design/CAD Symp., Tainan, Aug. 1994, pp. 257-262.
- [32] F.-D. Guo, J.-H. Hong, and C.-W. Wu, "Automatic generation of Boundary Scan and BIST circuitry", in Proc. 5<sup>th</sup> VLSI Design/CAD Symp., Tainan, Aug. 1994, pp. 251-256.
- [33] S.-K. Lu, S.-Y. Kuo, and C.-W. Wu, "Design and evaluation of fault-tolerant interleaved memory systems", in Proc. 3<sup>rd</sup> IEEE Asian Test Symp. (ATS), Nara, Nov. 1994, pp. 354-359.
- [34] Y.-L. Li, Y.-C. Lai, and C.-W. Wu, "A cellular-automata chip for fast logic and fault simulation", in Proc. Workshop on CPU Research and Development, Hsinchu, May 1995, pp. 125-130.
- [35] C.-T. Huang and C.-W. Wu, "High-speed C-testable bit-level systolic arrays for GF(2<sup>m</sup>) inversion", in Proc. 6<sup>th</sup> VLSI Design/CAD Symp., Chiayi, Aug. 1995, pp. 136-139.
- [36] S.-A. Hwang and C.-W. Wu, "Area-efficient high-speed systolic arrays for Lempel-Ziv data compression", in Proc. 6<sup>th</sup> VLSI Design/CAD Symp., Chiayi, Aug. 1995, pp. 212-215.
- [37] W.-F. Chang and C.-W. Wu, "Design of TSC Berger code checkers for (2<sup>f</sup>-1)-bit information", in Proc. 6<sup>th</sup> VLSI Design/CAD Symp., Chiayi, Aug. 1995, pp. 132-135.
- [38] C.-Y. Su and C.-W. Wu, "A practical VLSI architecture for RSA public-key cryptosystem", in Proc. 6<sup>th</sup> VLSI Design/CAD Symp., Chiayi, Aug. 1995, pp. 273-276.
- [39] K.-J. Lin and C.-W. Wu, "A low-cost realization of multiple-input exclusive-OR gates", in Proc. 8<sup>th</sup> Annual IEEE Int. ASIC Conf., Austin, Sept. 1995, pp. 307-310.
- [40] Y.-R. Shieh and C.-W. Wu, "DC control and observation structures for analog circuits", in Proc. 4<sup>th</sup> IEEE Asian Test Symp. (ATS), Bangalore, Nov. 1995, pp. 120-126, (Reprinted in the 10th Anniversary Compendium of Papers from ATS, pp. 112-118, IEEE, 2001).
- [41] S.-K. Lu, C.-W. Wu, and S.-Y. Kuo, "On fault-tolerant FFT butterfly network design", in Proc. IEEE Int. Symp.

on Circuits and Systems (ISCAS), Atlanta, May 1996, pp. 69~72.

[42] P.-S. Chen, S.-A. Hwang, and C.-W. Wu, "A systolic RSA public key cryptosystem", in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), Atlanta, May 1996, vol. 4, pp. 408~411.

[43] Y.-R. Shieh and C.-W. Wu, "DFT structures for IEEE P1149.4-compatible integrated circuits", in Proc. 2<sup>nd</sup> IEEE Int. Mixed Signal Testing Workshop, Quebec city, May 1996, pp. 210~215.

[44] W.-F. Chang and C.-W. Wu, "A TSC Berger code checker for  $(2^f-1)$ -bit information", in Proc. 2<sup>nd</sup> IEEE Int. On-Line Testing Workshop, Biarritz, July 1996, pp. 158~161.

[45] K.-J. Lin and C.-W. Wu, "A low-power CAM design in LZ data compressors", in Proc. 7<sup>th</sup> VLSI Design/CAD Symp., Taoyuan, Aug. 1996, pp. 225~228.

[46] H.-C. Hong, S.-H. Shieh, and C.-W. Wu, "Optimization of the spanning tree carry lookahead adder", in Proc. 7<sup>th</sup> VLSI Design/CAD Symp., Taoyuan, Aug. 1996, pp. 253~256.

[47] J.-H. Hong, S.-A. Hwang, and C.-W. Wu, "An FPGA-based hardware emulator for fast fault emulation", in Proc. Midwest Symp. on Circuits and Systems, Ames, IA, Aug. 1996, vol. 1, pp. 345~348.

[48] J.-H. Hong, C.-H. Tsai, and C.-W. Wu, "Hierarchical testing using the IEEE Std 1149.5 Module Test and Maintenance slave interface module", in Proc. 5<sup>th</sup> IEEE Asian Test Symp. (ATS), Hsinchu, Nov. 1996, pp. 50~55.

[49] B.-H. Lin, S.-H. Shieh, and C.-W. Wu, "A MISR computation algorithm for fast signature simulation", in Proc. Fifth IEEE Asian Test Symp. (ATS), Hsinchu, Nov. 1996, pp. 213~218.

[50] C.-T. Huang and C.-W. Wu, "VLSI design of a high speed pipelined Reed-Solomon CODEC", in Proc. Int. Symp. on Multi-Technology Inform. Processing (ISMIP), Hsinchu, Dec. 1996, pp. 517~522.

[51] S.-H. Shieh, B.-H. Lin, and C.-W. Wu, "Carry-propagation-free adder based on an asymmetric high-radix signed-digit number system", in Proc. Int. Computer Symp. (ICS), Kaohsiung, Dec. 1996, pp. 199~204.

[52] H.-C. Hong, B.-H. Lin, and C.-W. Wu, "Analysis and design of multiple-bit high-order  $\Sigma$ - $\Delta$  modulator", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Chiba, Jan. 1997, pp. 419~424.

[53] C.-T. Huang and C.-W. Wu, "High-speed C-testable systolic array design for Galois-field inversion", in Proc. European Design and Test Conf. (ED&TC), Paris, Mar. 1997, pp. 342~346.

[54] S.-A. Hwang and C.-W. Wu, "Low-power testing for C-testable iterative logic arrays", in Proc. IEEE Int. Symp. on VLSI Technology, Systems, and Applications (VLSI-TSA), Taipei, June 1997, pp. 355~358.

[55] C.-L. Lee, J.-Y. Jou, C.-S. Lin, J.-E. Chen, C.-W. Wu, K.-J. Lee, and C.-C. Su, "A joint project to develop a VLSI testing and design for testability course for universities in Taiwan", in Proc. Int. Conf. on Engineering Education (ICEE), Vol. II, Chicago, Aug. 1997, pp. 43~53.

[56] S.-A. Hwang and C.-W. Wu, "C-testable systolic array design for LZ data compression", in Proc. 8<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1997, pp. 81~84.

[57] Y.-C. Chuang and C.-W. Wu, "Concurrent error detection for a systolic Galois-field inverter", in Proc. 8<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1997, pp. 77~80.

[58] H.-C. Hong and C.-W. Wu, "Optimal integrator gain design of extended MASH high-order  $\Sigma$ - $\Delta$  modulator", in Proc. 8<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1997, pp. 333~336.

[59] C.-W. Wu and C.-C. Wei, "The economic models for a VLSI test strategy planning system", in Proc. SEMICON Taiwan 97, Test Seminar, Taipei, Sept. 1997, pp. 87~92.

[60] Y.-R. Shieh and C.-W. Wu, "Logic testing of switch-level faults for CMOS unate networks", in Proc. 7<sup>th</sup> Int. Symp. on IC Technology, Systems & Applications (ISIC), Singapore, Sept. 1997, pp. 212~215.

[61] S.-K. Lu and C.-W. Wu, "VLSI design of the RSA public-key cryptosystem", in Proc. 7<sup>th</sup> Int. Symp. on IC Technology, Systems & Applications (ISIC), Singapore, Sept. 1997, pp. 68~71.

[62] C.-W. Wu, "On energy Efficiency of VLSI testing", in Proc. 6<sup>th</sup> IEEE Asian Test Symp. (ATS), Akita, Nov. 1997, pp. 132~137.

[63] S.-A. Hwang and C.-W. Wu, "Minimizing test energy for C-testable iterative logic arrays", in Int. Conf. on Comp. Sys. Technology for Ind. Applications/Chip Technology, Hsinchu, Apr. 1998, pp. 139~145.

[64] K.-J. Lin and C.-W. Wu, "Functional testing of content-addressable memories", in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), San Jose, Aug. 1998, pp. 70~75.

[65] J.-D. Lin, J.-M. Lu, and C.-W. Wu, "An improved VLSI test economics analysis system", in Proc. 9<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1998, pp. 149~152.

[66] C.-P. Su, C.-T. Huang, and C.-W. Wu, "DFT methodologies for a communications processor core", in Proc. 9<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1998, pp. 161~164.

- [67] C.-F. Wu and C.-W. Wu, "Testing function units of dynamic reconfigurable FPGAs", in Proc. 9<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1998, pp. 189~192.
- [68] J.-F. Li, S.-A. Hwang, S.-K. Lu, and C.-W. Wu, "Fault tolerant FFT butterfly network design", in Proc. 9<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1998, pp. 403~406.
- [69] Y.-C. Chuang and C.-W. Wu, "On-line error detection schemes for a systolic finite-field inverter", in Proc. 7<sup>th</sup> IEEE Asian Test Symp. (ATS), Singapore, Dec. 1998, pp. 301~305.
- [70] C.-W. Wu and C.-Y. Su, "A probabilistic model for path delay faults", in Proc. 7<sup>th</sup> IEEE Asian Test Symp. (ATS), Singapore, Dec. 1998, pp. 70~75.
- [71] C.-W. Wu, "Testing embedded memories: Is BIST the ultimate solution?", in Proc. 7<sup>th</sup> IEEE Asian Test Symp. (ATS), Singapore, Dec. 1998, pp. 516~517.
- [72] C.-F. Wu and C.-W. Wu, "Testing interconnects of dynamic reconfigurable FPGAs", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Hong Kong, Jan. 1999, pp. 279~282.
- [73] K.-J. Lin and C.-W. Wu, "PMBC: a programmable BIST compiler for memory cores", in 3<sup>rd</sup> IEEE Int. Workshop on Testing Embedded Core-Based System-Chips (TECS), Dana Point, Apr. 1999, pp. P2.1~P2.6.
- [74] S.-K. Lu and C.-W. Wu, "A novel approach to testing LUT-based FPGA's", in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), Orlando, May 1999, pp. I173~I177.
- [75] C.-F. Wu and C.-W. Wu, "Fault detection and location of dynamic reconfigurable FPGAs", in Proc. IEEE Int. Symp. on VLSI Technology, Systems, and Applications (VLSI-TSA), Taipei, June 1999, pp. 215~218.
- [76] J.-F. Li and C.-W. Wu, "Design for C-diagnosable FFT networks", in Proc. 10<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1999, pp. 191~194.
- [77] S.-H. Shieh and C.-W. Wu, "On r's-complement addition and conversion from asymmetric high-radix signed-digit numbers to binary numbers", in Proc. 10<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1999, pp. 161~164.
- [78] J.-H. Hong and C.-W. Wu, "A radix-4 cellular array modular multiplier based on Montgomery's algorithm and Booth's algorithm", in Proc. 10<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1999, pp. 165~168.
- [79] J.-M. Lu and C.-W. Wu, "Economic analysis of built-in self-test for logic and memory cores", in Proc. 10<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1999, pp. 203~206.
- [80] S.-K. Lu, J.-S. Shih, and C.-W. Wu, "Testing configurable LUT-based FPGA's", in Proc. 10<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1999, pp. 171~174.
- [81] S.-K. Lu, T.-Y. Lee, and C.-W. Wu, "Defect level prediction using multi-model fault coverage", in Proc. 10<sup>th</sup> VLSI Design/CAD Symp., Nantou, Aug. 1999, pp. 195~198.
- [82] J.-F. Li and C.-W. Wu, "Testable and fault tolerant design for FFT networks", in Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Albuquerque, Nov. 1999, pp. 201~209.
- [83] C.-F. Wu, C.-T. Huang, and C.-W. Wu, "RAMSES: a fast memory fault simulator", in Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Albuquerque, Nov. 1999, pp. 165~173.
- [84] S.-K. Lu and C.-W. Wu, "Defect level prediction using multi-model fault coverage", in Proc. 8<sup>th</sup> IEEE Asian Test Symp. (ATS), Shanghai, Nov. 1999, pp. 301~306.
- [85] J.-H. Hong and C.-W. Wu, "Radix-4 modular multiplication and exponentiation algorithms for the RSA public-key cryptosystem", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Yokohama, Jan. 2000, pp. 565~570.
- [86] C.-T. Huang, J.-R. Huang, and C.-W. Wu, "A programmable built-in self-test core for embedded memories", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Yokohama, Jan. 2000, pp. 11~12, (Design contest).
- [87] J.-M. Lu and C.-W. Wu, "Cost and benefit models for logic and memory BIST", in Proc. Int. Conf. Design, Automation, and Test in Europe (DATE), Paris, Mar. 2000, pp. 710~714.
- [88] C.-F. Wu, C.-T. Huang, K.-L. Cheng, and C.-W. Wu, "Simulation-based test algorithm generation for random access memories", in Proc. IEEE VLSI Test Symp. (VTS), Montreal, Apr. 2000, pp. 291~296.
- [89] S.-K. Lu, J.-S. Shih, and C.-W. Wu, "Built-in self-test and fault diagnosis for lookup table FPGAs", in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), Geneva, May 2000, pp. I.80~I.83.
- [90] J.-H. Hong, P.-Y. Tsai, and C.-W. Wu, "Interleaving schemes for a systolic RSA public-key cryptosystem based on an improved Montgomery's algorithm", in Proc. 11<sup>th</sup> VLSI Design/CAD Symp., Pingtung, Aug. 2000, pp. 163~166.

- [91] C.-H. Wu, J.-H. Hong, and C.-W. Wu, "An RSA cryptosystem based on the Chinese Remainder Theorem", in Proc. 11<sup>th</sup> VLSI Design/CAD Symp., Pingtung, Aug. 2000, pp. 167~170.
- [92] S.-H. Shieh and C.-W. Wu, "Carry-free adder design using asymmetric high-radix signed-digit number system", in Proc. 11<sup>th</sup> VLSI Design/CAD Symp., Pingtung, Aug. 2000, pp.183~186.
- [93] K.-L. Cheng and C.-W. Wu, "Neighborhood pattern-sensitive fault testing for semiconductor memories", in Proc. 11<sup>th</sup> VLSI Design/CAD Symp., Pingtung, Aug. 2000, pp. 401~404.
- [94] S.-K. Lu, J.-S. Shih, and C.-W. Wu, "BIST and diagnosis of fully logic blocks in FPGAs", in Proc. 11<sup>th</sup> VLSI Design/CAD Symp., Pingtung, Aug. 2000, pp. 413~416.
- [95] C. Cheng, C.-T. Huang, J.-R. Huang, C.-W. Wu, C.-J. Wey, and M.-C. Tsai, "BRAINS: A BIST compiler for embedded memories", in Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Yamanashi, Oct. 2000, pp. 299~307.
- [96] C.-F. Wu, C.-T. Huang, C.-W. Wang, K.-L. Cheng, and C.-W. Wu, "Error catch and analysis for semiconductor memories using March tests", in Proc. IEEE/ACM Int. Conf. on Computer-Aided Design (ICCAD), San Jose, Nov. 2000, pp. 468~471.
- [97] J.-R. Huang, C.K. Ong, K.T. Cheng, and C.-W. Wu, "An FPGA-based reconfigurable functional tester for memory chips", in Proc. 9<sup>th</sup> IEEE Asian Test Symp. (ATS), Taipei, Dec. 2000, pp. 51~57.
- [98] C.-W. Wang, C.-F. Wu, J.-F. Li, C.-W. Wu, T. Teng, K. Chiu, and H.-P. Lin, "A built-in self-test and self-diagnosis scheme for embedded SRAM", in Proc. 9<sup>th</sup> IEEE Asian Test Symp. (ATS), Taipei, Dec. 2000, pp. 45~50.
- [99] S.-K. Lu, J.-S. Shih, and C.-W. Wu, "A testable/fault-tolerant FFT processor design", in Proc. 9<sup>th</sup> IEEE Asian Test Symp. (ATS), Taipei, Dec. 2000, pp. 429~433.
- [100]L. Li, X. Yu, C.-W. Wu, and Y. Min, "A waveform simulator based on Boolean process", in Proc. Ninth IEEE Asian Test Symp. (ATS), Taipei, Dec. 2000, pp. 145~150.
- [101]C.-H. Tsai and C.-W. Wu, "Processor-programmable memory BIST for bus-connected embedded memories", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Yokohama, Jan. 2001, pp. 325~330.
- [102]C.-H. Wu, J.-H. Hong, and C.-W. Wu, "RSA cryptosystem design based on the Chinese Remainder Theorem", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Yokohama, Jan. 2001, pp. 391~395.
- [103]J.-F. Li and C.-W. Wu, "Memory fault diagnosis by syndrome compression", in Proc. Int. Conf. Design, Automation, and Test in Europe (DATE), Munich, Mar. 2001, pp. 97~101.
- [104]J.-F. Li, R.-S. Tzeng, and C.-W. Wu, "Using syndrome compression for memory built-in self-diagnosis", in Proc. IEEE Int. Symp. on VLSI Technology, Systems, and Applications (VLSI-TSA), Hsinchu, Apr. 2001, pp. 303~306.
- [105]K.-L. Cheng, M.-F. Tsai, and C.-W. Wu, "Efficient neighborhood pattern-sensitive fault test algorithms for semiconductor memories", in Proc. IEEE VLSI Test Symp. (VTS), Marina Del Rey, California, Apr. 2001, pp. 225~237.
- [106]C.-F. Wu, C.-T. Huang, K.-L. Cheng, C.-W. Wang, and C.-W. Wu, "Simulation-based test algorithm generation and port scheduling for multi-port memories", in Proc. IEEE/ACM Design Automation Conf. (DAC), Las Vegas, June 2001, pp. 301~306.
- [107]Y.-C. Lin, C.-P. Su, C.-W. Wang, and C.-W. Wu, "A word-based RSA public-key crypto-processor core", in Proc. 12<sup>th</sup> VLSI Design/CAD Symp., Hsinchu, Aug. 2001.
- [108]H.-J. Huang, J.-F. Li, J.-B. Chen, C.-P. Su, C.-W. Wu, C. Cheng, S.-I Chen, C.-Y. Hwang, and H.-P. Lin, "Test wrapper design automation for system-on-chip", in Proc. 12<sup>th</sup> VLSI Design/CAD Symp., Hsinchu, Aug. 2001.
- [109]J.-B. Chen, J.-F. Li, H.-J. Huang, C.-P. Su, C.-W. Wu, C. Cheng, S.-I Chen, C.-Y. Hwang, and H.-P. Lin, "A test controller for system-on-chip designs with test wrappers", in Proc. 12<sup>th</sup> VLSI Design/CAD Symp., Hsinchu, Aug. 2001.
- [110]H.-C. Kao, M.-F. Tsai, S.-Y. Huang, C.-W. Wu, W.-F. Chang, and S.-K. Lu, "Efficient double fault diagnosis for CMOS logic circuits", in Proc. 12<sup>th</sup> VLSI Design/CAD Symp., Hsinchu, Aug. 2001.
- [111]S.-K. Lu, Y.-M. Chen, J.-L. Chen, and C.-W. Wu, "Logic diagnosis based on hardware emulator", in Proc. 12<sup>th</sup> VLSI Design/CAD Symp., Hsinchu, Aug. 2001.
- [112]S.-K. Lu, T.-Y. Lee, and C.-W. Wu, "A profit evaluation system (PES) for logic cores at early design stage",

- in Proc. 8<sup>th</sup> IEEE Int. Conf. on Electronics, Circuits and Systems, Malta, Sept. 2001, pp. 1491~1494.
- [113]Y.-F Chou, D.-M. Kwai, and C.-W. Wu, "Optimizing sensitivity of a latched sense amplifier for CMOS SRAM using a simulation-based method", in Proc. 9<sup>th</sup> Int. Symp. on Integrated Circuits, Devices & Systems (ISIC), Singapore, Sept. 2001.
- [114]J.-F Li, K.-L. Cheng, C.-T. Huang, and C.-W. Wu, "March-based RAM diagnosis algorithms for stuck-at and coupling faults", in Proc. IEEE Int. Test Conf. (ITC), Baltimore, Oct. 2001, pp. 758~767.
- [115]C.-W. Wang, R.-S. Tzeng, C.-F. Wu, C.-T. Huang, C.-W. Wu, S.-Y. Huang, S.-H. Lin, and H.-P. Wang, "A built-in self-test and self-diagnosis scheme for heterogeneous SRAM clusters", in Proc. 10<sup>th</sup> IEEE Asian Test Symp. (ATS), Kyoto, Nov. 2001, pp. 103~108.
- [116]K.-L. Cheng, C.-M. Hsueh, J.-R. Huang, J.-C. Yeh, C.-T. Huang, and C.-W. Wu, "Automatic generation of memory built-in self-test cores for system-on-chip", in Proc. 10<sup>th</sup> IEEE Asian Test Symp. (ATS), Kyoto, Nov. 2001, pp. 91~96.
- [117]J.-C. Yeh, C.-F. Wu, K.-L. Cheng, Y.-F. Chou, C.-T. Huang, and C.-W. Wu, "Flash memory built-in self-test using march-like algorithms", in Proc. IEEE Int. Workshop on Electronic Design, Test, and Applications (DELTA), Christchurch, Jan. 2002, pp. 137~141.
- [118]J.-F. Li, H.-J. Huang, J.-B. Chen, C.-P. Su, C.-W. Wu, C. Cheng, S.-I. Chen, C.-Y. Hwang, and H.-P. Lin, "A hierarchical test scheme for system-on-chip designs", in Proc. Int. Conf. Design, Automation, and Test in Europe (DATE), Paris, Mar. 2002, pp. 486~490.
- [119]C.-P. Su and C.-W. Wu, "Graph-based power-constrained test scheduling for SOC", in Proc. IEEE Int. Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Brno, Czech Republic, Apr. 2002, pp. 61~68 (**Best Paper Award**).
- [120]J.-F. Li, R.-S. Tzeng, and C.-W. Wu, "Testing and diagnosing embedded content addressable memories", in Proc. IEEE VLSI Test Symp. (VTS), Monterey, California, Apr. 2002, pp. 389~394.
- [121]K.-L. Cheng, J.-C. Yeh, C.-W. Wang, C.-T. Huang, and C.-W. Wu, "RAMSES-FT: A fault simulator for ash memory testing and diagnostics", in Proc. IEEE VLSI Test Symp. (VTS), Monterey, California, Apr. 2002, pp. 281~286.
- [122]C.-W. Wang, J.-R. Huang, K.-L. Cheng, H.-S. Hsu, C.-T. Huang, C.-W. Wu, and Y.-L. Lin, "A test access control and test integration system for system-on-chip", in 6<sup>th</sup> IEEE Int. Workshop on Testing Embedded Core-Based System-Chips (TECS), Monterey, California, May 2002, pp. P2.1~P2.8.
- [123]R.-F. Huang, J.-F. Li, J.-C. Yeh, and C.-W. Wu, "A simulator for evaluating redundancy analysis algorithms of repairable embedded memories", in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), Isle of Bendor, France, July 2002, pp. 68~73.
- [124]T.-F. Lin, C.-P. Su, C.-T. Huang, and C.-W. Wu, "A high-throughput low-cost AES cipher chip", in Proc. 3<sup>rd</sup> IEEE Asia-Pacific Conf. on ASIC, Taipei, Aug. 2002, pp. 85~88.
- [125]M.-C. Lee, J.-R. Huang, C.-P. Su, T.-Y. Chang, C.-T. Huang, and C.-W. Wu, "A true random generator design", in Proc. 13<sup>th</sup> VLSI Design/CAD Symp., Taitung, Aug. 2002, pp. 137~140.
- [126]Y.-C. Tsai, S.-Y. Huang, C.-P. Su, C.-T. Huang, and C.-W. Wu, "Fine-grain mixed-level power estimation based on disparity path analysis", in Proc. 13<sup>th</sup> VLSI Design/CAD Symp., Taitung, Aug. 2002, pp. 199~202.
- [127]Y.-T. Lin, C.-P. Su, C.-T. Huang, C.-W. Wu, S.-Y. Huang, and T.-Y. Chang, "Low-power embedded memory architecture design for SOC", in Proc. 13<sup>th</sup> VLSI Design/CAD Symp., Taitung, Aug. 2002, pp. 306~309.
- [128]S.-K. Chiu, J.-C. Yeh, C.-T. Huang, and C.-W. Wu, "Diagonal test and diagnostic schemes for ash memories", in Proc. IEEE Int. Test Conf. (ITC), Baltimore, Oct. 2002, pp. 37~46.
- [129]C.-W. Wang, J.-R. Huang, Y.-F. Lin, K.-L. Cheng, C.-T. Huang, C.-W. Wu, and Y.-L. Lin, "Test scheduling of BISTed memory cores for SOC", in Proc. 11<sup>th</sup> IEEE Asian Test Symp. (ATS), Guam, Nov. 2002, pp. 356~361.
- [130]H.-S. Hsu, J.-R. Huang, K.-L. Cheng, C.-W. Wang, C.-T. Huang, C.-W. Wu, and Y.-L. Lin, "Test scheduling and test access architecture optimization for system-on-chips", in Proc. 11<sup>th</sup> IEEE Asian Test Symp. (ATS), Guam, Nov. 2002, pp. 411~416.
- [131]H.-C. Hong, J.-L. Huang, K.-T. Cheng, and C.-W. Wu, "On-chip analog response extraction with 1-bit sigma-delta modulators", in Proc. 11<sup>th</sup> IEEE Asian Test Symp. (ATS), Guam, Nov. 2002, pp. 49~54.
- [132]M.-C. Sun, C.-P. Su, C.-T. Huang, and C.-W. Wu, "Design of a scalable RSA and ECC crypto-processor", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Kitakyushu, Jan. 2003, pp. 495~498 (**Best Paper Award**).

- [133]C.-P. Su, T.-F. Lin, C.-T. Huang, and C.-W. Wu, "A highly efficient AES cipher chip", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Kitakyushu, Jan. 2003, pp. 561~562 (**Design Contest Special Feature Award**).
- [134]C.-W. Wang, K.-L. Cheng, C.-T. Huang, and C.-W. Wu, "Test and diagnosis of word-oriented multiport memories", in Proc. IEEE VLSI Test Symp. (VTS), Napa Valley, Apr. 2003, pp.248~253.
- [135]S.-K. Lu, J.-L. Chen, C.-W. Wu, W.-F. Chang, and S.-Y. Huang, "Combinational circuit fault diagnosis using logic emulation", in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), Bangkok, May 2003, vol. V, pp. 549~552.
- [136]R.-F. Huang, L.-M. Denq, and C.-W. Wu, "A testability-driven optimizer and wrapper generator for embedded memories", in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), San Jose, July 2003, pp. 53~56.
- [137]L.-M. Denq, R.-F. Huang, C.-W. Wu, Y.-J. Chang, and W.-C. Wu, "A parallel built-in self-diagnosis scheme for embedded memory", in Proc. 14<sup>th</sup> VLSI Design/CAD Symp., Hualien, Aug. 2003, pp. 449~452.
- [138]H.-C. Liao, R.-F. Huang, J.-J. Liou, and C.-W. Wu, "An FPGA fault simulator for stuck-at and segment delay faults", in Proc. 14<sup>th</sup> VLSI Design/CAD Symp., Hualien, Aug. 2003, pp. 461~464.
- [139]S.-H. Shieh, C.-K. Tung, L.-R. Wu, and C.-W. Wu, "Low-power full adder core design for embedded structure", in Proc. 14<sup>th</sup> VLSI Design/CAD Symp., Hualien, Aug. 2003, pp. 221~224.
- [140]S.-H. Shieh and C.-W. Wu, "Carry-free adder design based on minimal redundant positive-digit number system", in Proc. 14<sup>th</sup> VLSI Design/CAD Symp., Hualien, Aug. 2003, pp. 257~260.
- [141]J.-H. Hong, C.-L. Liu, B.-Y. Tsai, and C.-W. Wu, "A radix-4 modular multiplier for fast RSA public-key cryptosystem", in Proc. 14<sup>th</sup> VLSI Design/CAD Symp., Hualien, Aug. 2003, pp. 553~556.
- [142]C.-W. Wang, K.-L. Cheng, J.-N. Lee, Y.-F. Chou, C.-T. Huang, C.-W. Wu, F. Huang, and H.-T. Yang, "Fault pattern oriented defect diagnosis for memories", in Proc. IEEE Int. Test Conf. (ITC), Charlotte, Sept. 2003, pp. 29~38.
- [143]J.-F. Li, J.-C. Yeh, R.-F. Huang, C.-W. Wu, P.-Y. Tsai, A. Hsu, and E. Chow, "A built-in self-repair scheme for semiconductor memories with 2-D redundancy", in Proc. IEEE Int. Test Conf. (ITC), Charlotte, Sept. 2003, pp. 393~402.
- [144]K.-L. Cheng, C.-W. Wang, J.-N. Lee, Y.-F. Chou, C.-T. Huang, and C.-W. Wu, "FAME: a fault-pattern based memory failure analysis framework", in Proc. IEEE/ACM Int. Conf. on Computer-Aided Design (ICCAD), San Jose, Nov. 2003, pp. 595~598.
- [145]R.-F. Huang, Y.-F. Chou, and C.-W. Wu, "Defect oriented fault analysis for SRAM", in Proc. 12<sup>th</sup> IEEE Asian Test Symp. (ATS), Xian, Nov. 2003, pp. 256~261.
- [146]C.-L. Su, R.-F. Huang, and C.-W. Wu, "A processor-based built-in self-repair design for embedded memories", in Proc. 12<sup>th</sup> IEEE Asian Test Symp. (ATS), Xian, Nov. 2003, pp. 366~371.
- [147]M.-Y. Wang, C.-P. Su, C.-T. Huang, and C.-W. Wu, "An HMAC processor with integrated SHA-1 and MD5 algorithms", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Yokohama, Jan. 2004, pp. 456~458.
- [148]R.-F. Huang, Y.-T. Lai, Y.-F. Chou, and C.-W. Wu, "SRAM delay fault modeling and test algorithm development", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP- DAC), Yokohama, Jan. 2004, pp. 104~109.
- [149]R.-F. Huang, C.-L. Su, C.-W. Wu, Y.-J. Chang, and W.-C. Wu, "A memory built-in self- diagnosis design with syndrome compression", in Proc. IEEE Int. Workshop on Current & Defect Based Testing (DBT), Napa Valley, Apr. 2004, pp. 97~102.
- [150]L.-M. Denq, R.-F. Huang, C.-W. Wu, Y.-J. Chang, and W.-C. Wu, "A parallel built-in diagnostic scheme for multiple embedded memories", in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), San Jose, Aug. 2004, pp. 65~69.
- [151]C.-H. Wang, C.-P. Su, C.-T. Huang, and C.-W. Wu, "A word-based RSA crypto-processor with enhanced pipeline performance", in Proc. 4<sup>th</sup> IEEE Asia-Pacific Conf. on Advanced System Integrated Circuits (AP-ASIC), Fukuoka, Aug. 2004, pp. 218~221.
- [152]S.-F. Kuo, J.-C. Yeh, C.-W. Wu, and C.-H. Chen, "A systematic approach to semiconductor memory test time reduction", in Proc. 15<sup>th</sup> VLSI Design/CAD Symp., Pingtung, Aug. 2004.
- [153]Y.-T. Lai, J.-C. Yeh, C.-W. Wu, and C.-H. Ho, "Flash memory built-in self-test with enhanced test mode

- control", in Proc. 15<sup>th</sup> VLSI Design/CAD Symp., Pingtung, Aug. 2004.
- [154]S.-H. Shieh and C.-W. Wu, "A systematic approach to semiconductor memory test time reduction", in Proc. 15<sup>th</sup> VLSI Design/CAD Symp., Pingtung, Aug. 2004.
- [155]Y.-T. Hsing, C.-W. Wang, C.-W. Wu, C.-T. Huang, and C.-W. Wu, "Failure factor based yield enhancement for SRAM designs", in Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Cannes, Oct. 2004, pp. 20~28.
- [156]Y.-L. Peng, J.-J. Liou, C.-T. Huang, and C.-W. Wu, "An application-independent delay testing methodology for island-style FPGA", in Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Cannes, Oct. 2004, pp. 478~486.
- [157]C.-L. Su, R.-F. Huang, C.-W. Wu, C.-C. Hung, M.-J. Kao, Y.-J. Chang, and W.-C. Wu, "MRAM defect analysis and fault modeling", in Proc. IEEE Int. Test Conf. (ITC), Charlotte, Oct. 2004, pp. 124~133.
- [158]K.-L. Cheng, J.-R. Huang, C.-W. Wang, C.-Y. Lo, L.-M. Denq, C.-T. Huang, C.-W. Wu, S.-W. Hung, and J.-Y. Lee, "An SOC test integration platform and its industrial realization", in Proc. IEEE Int. Test Conf. (ITC), Charlotte, Oct. 2004, pp. 1213~1222.
- [159]R.-F. Huang, C.-L. Su, C.-W. Wu, S.-T. Lin, K.-L. Luo, and Y.-J. Chang, "Fail pattern identification for memory built-in self-repair", in Proc. 13<sup>th</sup> IEEE Asian Test Symp. (ATS), Kenting, Taiwan, Nov. 2004, pp. 366~371.
- [160]C.-T. Huang, J.-C. Yeh, Y.-Y. Shih, R.-F. Huang, and C.-W. Wu, "On test and diagnostics of ash memories", in Proc. 13<sup>th</sup> IEEE Asian Test Symp. (ATS), Kenting, Taiwan, Nov. 2004, pp. 260~265.
- [161]H.-C. Hong, C.-W. Wu, and K.-T. Cheng, "A  $\Sigma$ - $\Delta$  modulation based analog BIST system with a wide bandwidth  $n$ -th-order analog response extractor for diagnosis purpose", in Proc. 13<sup>th</sup> IEEE Asian Test Symp. (ATS), Kenting, Taiwan, Nov. 2004, pp. 62~67.
- [162]C.-P. Su, C.-L. Horng, C.-T. Huang, and C.-W. Wu, "A configurable AES processor for enhanced security", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Shanghai, Jan. 2005, pp. 361~366.
- [163]C.-P. Su, C.-H. Wang, K.-L. Cheng, C.-T. Huang, and C.-W. Wu, "Design and test of a scalable security processor", in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Shanghai, Jan. 2005, pp. 372~375.
- [164]C.-W. Wu, "SOC testing methodology and practice", in Proc. Int. Conf. Design, Automation, and Test in Europe (DATE), Munich, Mar. 2005, pp. 1120~1121.
- [165]C.-L. Su, R.-F. Huang, C.-W. Wu, Y.-J. Chang, and S.-T. Lin, "Embedded memory diagnostic data compression using differential address", in Proc. IEEE Int. Symp. on VLSI Technology, Systems, and Applications: Design, Automation and Test (VLSI-TSA-DAT), Hsinchu, Apr. 2005, pp. 20~23.
- [166]H.-C. Liao, J.-J. Liou, Y.-L. Peng, C.-T. Huang, and C.-W. Wu, "Delay defect coverage for FPGA test configurations based on statistical evaluation", in Proc. IEEE Int. Symp. on VLSI Technology, Systems, and Applications: Design, Automation and Test (VLSI-TSA-DAT), Hsinchu, Apr. 2005, pp. 217~220.
- [167]J.-C. Yeh, Y.-T. Lai, Y.-Y. Shih, and C.-W. Wu, "Flash memory built-in self-diagnosis with test mode control", in Proc. IEEE VLSI Test Symp. (VTS), Palm Springs, May 2005, pp. 15~20.
- [168]C.-C. Wang, J.-J. Liou, Y.-L. Peng, C.-T. Huang, and C.-W. Wu, "A BIST scheme for FPGA interconnect delay faults", in Proc. IEEE VLSI Test Symp. (VTS), Palm Springs, May 2005, pp. 201~206.
- [169]J.-C. Yeh, S.-F. Kuo, C.-W. Wu, C.-T. Huang, and C.-H. Chen, "A systematic approach to reducing semiconductor memory test time in mass production", in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), Taipei, Aug. 2005, pp. 97~102.
- [170]S.-M. Wang, C.-Y. Lo, C.-H. Wang, and C.-W. Wu, "Test integration of core-based system-on-chip supporting delay test", in Proc. 16<sup>th</sup> VLSI Design/CAD Symp., Hualien, Aug. 2005.
- [171]C.-K. Tung, S.-H. Shieh, M.-C. Tsai, and C.-W. Wu, "Novel hybrid full-swing full adder cores with output driving capability", in Proc. 16<sup>th</sup> VLSI Design/CAD Symp., Hualien, Aug. 2005.
- [172]C.-L. Su, Y.-T. Yeh, and C.-W. Wu, "An integrated ECC and redundancy repair scheme for memory reliability enhancement", in Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Monterey, CA, Oct. 2005, pp. 81~89.
- [173]C.-H. Wang, J.-C. Yeh, C.-T. Huang, and C.-W. Wu, "Scalable security processor design and its implementation", in Proc. IEEE Asian Solid-State Circuit Conf. (A-SSCC), Hsinchu, Nov. 2005, pp. 513~516.
- [174]Y.-C. Dawn, J.-C. Yeh, C.-W. Wu, C.-C. Wang, Y.-C. Lin, and C.-H. Chen, "Flash memory die sort by a

- sample classification method", in Proc. 14<sup>th</sup> IEEE Asian Test Symp. (ATS), Kolkatta, India, Dec. 2005, pp. 182~187.
- [175]C.-W. Wu, C.-T. Huang, S.-Y. Huang, P.-C. Huang, T.-Y. Chang, and Y.-T. Hsing, "The HOY tester—Can IC testing go wireless?", in Proc. Int. Symp. on VLSI Design, Automation, and Test (VLSI-DAT), Hsinchu, Apr. 2006, pp. 183~186.
- [176]P.-K. Chen, Y.-T. Hsing, and C.-W. Wu, "On feasibility of HOY—a wireless test methodology for VLSI chips and wafers", in Proc. Int. Symp. on VLSI Design, Automation, and Test (VLSI-DAT), Hsinchu, Apr. 2006, pp. 243~246.
- [177]Y.-Y. Hsiao, C.-H. Chen, and C.-W. Wu, "A built-in self-repair scheme for NOR-type flash memory", in Proc. IEEE VLSI Test Symp. (VTS), Berkeley, Apr. 2006, pp. 114~119.
- [178]C.-H. Wang, C.-Y. Lo, M.-S. Lee, J.-C. Yeh, C.-T. Huang, C.-W. Wu, and S.-Y. Huang, "A network security processor design based on an integrated SOC design and test platform", in Proc. IEEE/ACM Design Automation Conf. (DAC), San Francisco, July 2006.
- [179]M.-H. Hsu, Y.-T. Hsing, J.-C. Yeh, and C.-W. Wu, "Fault-pattern oriented defect diagnosis for flash memory", in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), Taipei, Aug. 2006, pp. 3~8.
- [180]C.-L. Su, C.-W. Tsai, C.-W. Wu, C.-C. Hung, Y.-S. Chen, and M.-J. Kao, "Testing MRAM for write disturbance fault", in Proc. IEEE Int. Test Conf. (ITC), Santa Clara, Oct. 2006.
- [181]B.-Y. Chen, Y.-T. Yeh, C.-H. Chen, J.-C. Yeh, C.-W. Wu, J.-S. Lee, and Y.-C. Lin, "An enhanced EDAC methodology for low power PSRAM", in Proc. IEEE Int. Test Conf. (ITC), Santa Clara, Oct. 2006.
- [182]L.-M. Deng, T.-C. Wang, and C.-W. Wu, "An enhanced SRAM BISR design with reduced timing penalty", in Proc. 15<sup>th</sup> IEEE Asian Test Symp. (ATS), Fukuoka, Japan, Nov. 2006, pp. 25~30.
- [183]T.-W. Ko, Y.-T. Hsing, C.-W. Wu, and C.-T. Huang, "Stable performance MAC protocol for HOY wireless tester under large population", in Proc. Int. Symp. on VLSI Design, Automation, and Test (VLSI-DAT), Hsinchu, Apr. 2007, pp. 160~163.
- [184]Y.-T. Hsing, C.-C. Huang, J.-C. Yeh, and C.-W. Wu, "SDRAM delay fault modeling and performance testing", in Proc. 25<sup>th</sup> IEEE VLSI Test Symp. (VTS), Berkeley, May 2007, pp. 53~58.
- [185]M.-S. Lee and C.-W. Wu, "BRAINS+: A Memory Built-in Self-Repair Generator," in Proc. 1<sup>st</sup> VLSI Test Technology Workshop (VTTW), Hsinchu, July 2007.
- [186]W.-Y. Lo, C.-Y. Chen, C.-L. Su, and C.-W. Wu, "Testing MRAM for write disturbance fault", in Proc. 18<sup>th</sup> VLSI Design/CAD Symp., Hualien, Aug. 2007 (**Best Paper Award**).
- [187]Y.-T. Hsing, S.-G. Wu, and C.-W. Wu, "RAMSES-D: DRAM fault simulator supporting weighted coupling fault," in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), Taipei, Dec. 2007, pp. 33~38.
- [188]C.-W. Wu, "How far can we go in wireless testing of memory chips and wafers?," in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), Taipei, Dec. 2007, pp. 31~32.
- [189]J.-J. Liou, C.-T. Huang, C.-W. Wu, C.-C. Tien, C.-H. Wang, H.-P. Ma, Y.-Y. Chen, Y.-C. Hsu, L.-M. Deng, C.-J. Chiu, Y.-W. Li, and C.-M. Chang, "A prototype of a wireless-based test system," in Proc. IEEE Int. SOC Conf. (SOCC), Sept. 2007, pp. 225~228.
- [190]C.-L. Su, C.-W. Tsai, C.-W. Wu, J.-J. Chen, W.-C. Wu, C.-C. Hung, and M.-J. Kao, "Diagnosis for MRAM write disturbance fault", in Proc. IEEE Int. Test Conf. (ITC), Santa Clara, Oct. 2007, pp. 1-9.
- [191]L.-M. Deng and C.-W. Wu, "A hybrid BIST scheme for multiple heterogeneous embedded memories", in Proc. 16<sup>th</sup> IEEE Asian Test Symp. (ATS), Beijing, Oct. 2007, pp. 349~354.
- [192]H.-H. Wu, J.-F. Li, C.-F. Wu, and C.-W. Wu, "CAMEL: An efficient fault simulator with coupling fault simulation enhancement for CAMs," in Proc. 16<sup>th</sup> IEEE Asian Test Symp. (ATS), Beijing, Oct. 2007, pp. 355~360.
- [193]Y.-T. Hsing, S.-G. Wu, and C.-W. Wu, "RAMSES-D: DRAM fault simulator supporting weighted coupling fault," in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), Dec. 2007, pp. 33~38.
- [194]C.-H. Lin, M.-S. Lee, C.-L. Su, and C.-W. Wu, "Evaluation of Redundancy Analysis Schemes for Repairable Memories with Redundancy Constraints", in Proc. 2<sup>nd</sup> VLSI Test Technology Workshop (VTTW), Tainan, July 2008.
- [195]W.-Y. Lo, C.-Y. Chen, C.-L. Su, and C.-W. Wu, "Test and diagnosis algorithm generation and evaluation for MRAM Write Disturbance Fault", in Proc. 17<sup>th</sup> IEEE Asian Test Symp. (ATS), Sapporo, Japan, Nov. 2008, pp. 417~422.

- [196]C.-K. Hsu, L.-M. Denq, M.-Y. Wang, J.-J. Liou, C.-T. Huang, and C.-W. Wu, "Area and test cost reduction for on-chip wireless test channels with system-level design techniques", in Proc. 17<sup>th</sup> IEEE Asian Test Symp. (ATS), Sapporo, Japan, Nov. 2008, pp. 245~250.
- [197]C.-W. Tzeng, C.-Y. Lin, S.-Y. Huang, C.-T. Huang, J.-J. Liou, H.-P. Ma, P.-C. Huang, and C.-W. Wu, "iScan: Indirect-access scan test over HOY test platform", in Proc. Int. Symp. on VLSI Design, Automation, and Test (VLSI-DAT), Hsinchu, Apr. 2009, pp. 60~63.
- [198]T.-H. Chen, Y.-Y. Hsiao, Y.-T. Hsing, and C.-W. Wu, "An Adaptive-Rate Error Correction Scheme for NAND Flash Memory Regular Papers", in Proc. 27<sup>th</sup> IEEE VLSI Test Symp. (VTS), Santa Cruz, May 2009, pp. 53~58.
- [199]Y.-L. Peng and C.-W. Wu, "Testing for 3D FPGA interconnect open and short faults," in Proc. 3<sup>rd</sup> VLSI Test Technology Workshop (VTTW), Nantou, July 2009.
- [200]C.-C. Chi, C.-Y. Lo, T.-W. Ko, and C.-W. Wu, "Test integration for SOC supporting very low cost testers", in Proc. 18<sup>th</sup> IEEE Asian Test Symp. (ATS), Taichung, Nov. 2009.
- [201]P.-Y. Chen, C.-W. Wu, and D.-M. Kwai, "On-chip TSV testing for 3D IC before bonding using sense amplification," in Proc. 18<sup>th</sup> IEEE Asian Test Symp. (ATS), Taichung, Nov. 2009.
- [202]C.-Y. Chen and C.-W. Wu, "An adaptive code rate EDAC scheme for 16-bit random access memory," in Proc. Int. Conf. Design, Automation, and Test in Europe (DATE), Dresden, Mar. 2010 (to appear).
- [203]C.-C. Chi, C.-W. Wu, and J.-F. Li, "A low-cost and scalable test architecture for multi-core chips", in Proc. IEEE European Test Symp. (ETS), 2010 (to appear).
- [204]C.-W. Wu, P.-Y. Chen, and D.-M. Kwai, "On-chip testing of blind-via and open-sleeve TSVs for 3D IC before bonding", in Proc. 28<sup>th</sup> IEEE VLSI Test Symp. (VTS), Santa Cruz, Apr. 2010 (to appear).
- [205]T.-Y. Wu, P.-Y. Chen, C.-W. Wu, and D.-M. Kwai, "Improving testing and diagnosis efficiency for regular memory arrays", in Proc. Int. Symp. on VLSI Design, Automation, and Test (VLSI-DAT), Hsinchu, Apr. 2010 (to appear).
- [206]S.-H. Wang, C.-Y. Chen, and C.-W. Wu, "Fast identification of operating current for Toggle MRAM by spiral search", in Proc. IEEE/ACM Design Automation Conf. (DAC), Anaheim, June 2010 (to appear).
- [207]H.-M. Chang, J.-L. Huang, D.-M. Kwai, K.-T. Tim Cheng, and C.-W. Wu, "An error tolerance scheme for 3D CMOS imagers", in Proc. IEEE/ACM Design Automation Conf. (DAC), Anaheim, June 2010 (to appear).

## PATENTS

- [1] C.-H. Tsai, F.-D. Guo, J.-H. Hong, and C.-W. Wu, "IEEE Std. 1149.1 boundary scan circuit capable of built-in self-testing", U.S. Patent No. 5570375, Oct. 1996.
- [2] C.-H. Tsai, F.-D. Guo, J.-H. Hong, and C.-W. Wu, "IEEE Std. 1149.1 boundary scan built-in self-testing method and circuit", R.O.C. Patent No. 080153, Aug. 1996, (in Chinese).
- [3] J.-R. Huang, C.-T. Huang, C.-F. Wu, and C.-W. Wu, "Programmable built in self test for embedded DRAM", U.S. Patent No. 6415403, July 2002.
- [4] C.-F. Wu, C.-W. Wang, J.-F. Li, C.-W. Wu, C.-C. Teng, and C.-K. Chiu, "Built-in programmable self-diagnostic circuit for SRAM unit", U.S. Patent No. 6459638, Oct. 2002, (Claiming diagnostic method).
- [5] C.-F. Wu, C.-W. Wang, J.-F. Li, C.-W. Wu, C.-C. Teng, and C.-K. Chiu, "Built-in programmable self-diagnostic circuit for SRAM unit", U.S. Patent No. 6529430, Mar. 2003, (Claiming diagnostic circuit).
- [6] C.-F. Wu, C.-W. Wang, J.-F. Li, C.-W. Wu, C.-C. Teng, and C.-K. Chiu, "Built-in programmable self-diagnostic method and circuit for SRAM", R.O.C. Patent No. 169346, Dec. 2002, (in Chinese).
- [7] S.-K. Chiu, J.-C. Yeh, K.-L. Cheng, C.-T. Huang, and C.-W. Wu, "Diagonal test schemes for ash memories", R.O.C. Patent No. 192282, Dec. 2003, (in Chinese).
- [8] C.-W. Wu, J.-R. Huang, C.-F. Wu, and C.-T. Huang, "Built-in self-test circuit for embedded memory", R.O.C. Patent No. 200758, Apr. 2004, (in Chinese).
- [9] C. Cheng, C.-T. Huang, J.-R. Huang, and C.-W. Wu, "Test pattern generator for SRAM and DRAM", U.S. Patent No. 6934900, Aug. 2005.
- [10] C.-W. Wu, C.-T. Huang, C.-W. Wang, and K.-L. Cheng, "Multi-port memory testing method and computer readable recording media", R.O.C. Patent No. I252974, Apr. 2006, (in Chinese).
- [11] C.-W. Wu, C.-T. Huang, C.-W. Wang, and K.-L. Cheng, "Multi-port memory testing method utilizing a sequence folding scheme for testing time reduction", U.S. Patent No. 7117409, Oct. 2006.
- [12] C.-W. Wu, R.-F. Huang, C.-L. Su, W.-C. Wu, Y.-J. Chang, K.-L. Lo, and S.-T. Lin, "Methodology and

- apparatus for memory self-diagnosis and self-repair using fault identification", R.O.C. Patent No. I252397, Apr. 2006, (in Chinese).
- [13] C.-W. Wu, C.-T. Huang, and Y.-T. Hsing, "Probing system for integrated circuit devices", R.O.C. Patent No. I264551, Oct. 2006.
- [14] S.-K. Chiu, J.-C. Yeh, K.-L. Cheng, C.-T. Huang, and C.-W. Wu, "Diagonal testing method for flash memories", U.S. Patent No. 7065689, June 2006.
- [15] Y.-J. Chang, K.-L. Luo, J.-C. Ho, C.-W. Wu, and C.-L. Su, "Built-in memory current testing circuit", R.O.C. Patent No. I267086, Nov. 2006, (in Chinese).
- [16] C.-W. Wu, J.-C. Yeh, and H.-H. Ou, "Method and apparatus for multiple polynomial-based random number generation", R.O.C. Patent No. I269222, Dec. 2006, (in Chinese).
- [17] C.-W. Wu, C.-L. Su, and Y.-T. Yeh, "Semiconductor Memory and Method of Correcting Error for the Same", R.O.C. Patent No. I289851, Nov. 2007, (in Chinese).
- [18] C.-C. Wang, Y.-C. Lin, C.-W. Wu, J.-C. Yeh and Y.-C. Dawn, "System and Method for Memory Product Test", R.O.C. Patent No. I296806, May 2008, (in Chinese).

## OTHER PUBLICATIONS

- [1] C.-W. Wu, "Design of testable iterative logic arrays for DCT", *NSC Engineering Science & Technology Newsletter*, no. 13, pp. 64~66, Dec. 1995, (in Chinese).
- [2] C.-W. Wu, "Advanced VLSI chip design", *NSC Engineering Science & Technology Newsletter*, no. 19, pp. 40~42, Sept. 1996, (in Chinese).
- [3] C.-W. Wu, "ATS 96 meets in Taiwan", *IEEE Design & Test of Computers*, vol. 14, no. 1, pp. 88~89, Jan.-Mar. 1997.
- [4] C.-W. Wu, "Should we worry about pennies for power?", *Test Technology Newsletter*, IEEE Computer Society, pp. 3~4, July-Aug. 1997.
- [5] C.-W. Wu, "VLSI design and design technology development for a low power wireless transceiver", *NSC Engineering Science & Technology Bulletin*, no. 34, pp. 35~37, Dec. 1998, (in Chinese).
- [6] C.-W. Wu, "Pioneers of SOC design: NTHU IC Design Technology Center", *IC Design Magazine*, vol. 9, pp. 56~64, Dec. 2000, (in Chinese).
- [7] C.-T. Huang and C.-W. Wu, "Overview of memory testing technology", *IC Design Magazine*, vol. 9, pp. 72~76, Dec. 2000, (in Chinese).
- [8] C.-W. Wu, C.-H. Wu, and Y.-L. Lin, "Communications IP: Development of a low-power communications processor core", *NSC Engineering Science & Technology Bulletin*, no. 54, pp. 9~14, Dec. 2000, (in Chinese).
- [9] C.-W. Wu, K.-J. Lee, and Y.-L. Lin, "Foreword for the Special Issue on VLSI Testing", *Jour. of Inform. Science and Engineering*, vol. 16, no. 5, Sept. 2000.
- [10] C.-W. Wu and C.-T. Huang, "VLSI Test Technology Forum", *IC Design Magazine*, vol. 12, pp. 86~88, Mar. 2001, (in Chinese).
- [11] C.-W. Wu, "Foreword for the Special Issue on Design and Test of System-on-Chip", *Jour. of Chinese Institute of Electrical Engineering*, vol. 8, no. 4, Nov. 2001.
- [12] C.-W. Wu and C.-T. Huang, "Communications IP: Instruction set architecture, functional units, and test circuitry of a communications processor core", *NSC Engineering Science & Technology Bulletin*, no. 58, pp. 139~143, Oct. 2001, (in Chinese).
- [13] C.-W. Wu, C.-T. Huang, and C.-Y. Wu, "2001 International Workshop on IC-SOC", *IEEE Circuits and Systems Magazine*, vol. 1, no. 4, pp. 45~46, 4th Quarter 2001.
- [14] C.-W. Wang, C.-F. Wu, J.-F. Li, R.-F. Huang, and C.-W. Wu, "SRAM built-in self-test and built-in self-diagnosis", *IC Design Magazine*, vol. 32, pp. 46~62, Dec. 2002, (Chinese translation and extension of our ATS'00 paper).
- [15] C.-P. Su, M.-Y. Wang, and C.-W. Wu, "Introduction to crypto-processor", *CIEE Magazine*, pp. 40-49, Sept. 2003, (in Chinese).
- [16] C.-W. Wu, "The high-tech nomadic", *IC Design Magazine*, vol. 44, pp. 76~82, Dec. 2003, (in Chinese).
- [17] K. Hatayama, R. Rajsuman, C.-W. Wu, Y. Nishimura, S. Chakradhar, A. Merschon, D. Petrich, and T. Tada, "Opportunities with the open architecture test system", in *Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC)*, Yokohama, Jan. 2004, pp. 334~334, Panel Discussion.

- [18] C.-W. Wu, "What has SOC to do with you?", *National Chi Nan University Electronic Magazine*, no. 30, June 2005, (in Chinese).
- [19] C.-W. Wu, "An OEM family", *Components Times Magazine*, no. 186, Apr. 2007, (in Chinese).
- [20] C.-W. Wu, "Why did you want to go to university!", *NTU Alumni Bimonthly*, no. 61, pp. 44~45, Jan. 2009 (in Chinese).
- [21] C.-W. Wu, "Competition", *NTU Alumni Bimonthly*, no. 62, pp. 24~25, Mar. 2009 (in Chinese).
- [22] C.-W. Wu, "National team", *NTU Alumni Bimonthly*, no. 63, pp. 12~14, May 2009 (in Chinese).
- [23] C.-W. Wu, "Research power index", *NTU Alumni Bimonthly*, no. 64, pp. 30~31, July 2009 (in Chinese).
- [24] C.-W. Wu, "Dogfight", *NTU Alumni Bimonthly*, no. 65, pp. 16~17, Sept. 2009 (in Chinese).
- [25] C.-W. Wu, "Heroes of the monsoon", *NTU Alumni Bimonthly*, no. 66, pp. 66~67, Nov. 2009 (in Chinese).
- [26] C.-W. Wu, "When falsity is considered truth", *NTU Alumni Bimonthly*, no. 67, pp. 28~29, Jan. 2010 (in Chinese).
- [27] C.-W. Wu and M.-S. Lee, "Memory yield and reliability enhancement methodology for nano-scale SOC", *NSC Engineering Science & Technology Bulletin*, no. 104, p. 69, Feb. 2010, (in Chinese).
- [28] C.-W. Wu, "Chairperson", *NTU Alumni Bimonthly*, no. 68, pp. xx~yy, Mar. 2010 (in Chinese).